

REPLACED BY

ART 34 AMDT

10/506920

- 13 -

CLAIMS

1. A method of controlling the bias voltage of an avalanche photodiode in an optical communications system including forward error correction, the method comprising measuring the error rate in a electrical signal converted from an optical signal by the avalanche photodiode, and adjusting the bias voltage applied to the avalanche photodiode to minimise the error rate in the electrical signal.
2. A method according to claim 1, wherein the error rate is measured over a plurality of sample periods and a determination is made of whether or not the error rate is increasing or decreasing with time.
3. A method according to claim 2, wherein the bias voltage is determined by the value of a counter which is incremented or decremented every sample period, comprising changing the count direction of the counter if the error rate is increasing with time.
4. A method according to claim 3 comprising inhibiting movement of the clock if the error rate is zero.
5. A method according to claim 2, 3 or 4, wherein the sample period is determined by a clock tick.
6. A method according to claim 5, wherein the interval between clock ticks is variable.
7. A method according to claim 6, wherein the interval between clock ticks varies in dependence on the measured error rate.

**REPLACED BY
ART 34 AMDT**

- 14 -

8. A method according to claim 6 to 7 comprising a plurality of possible interval lengths, wherein the interval selected is increased if the error rate is below a first level and decreased if the error rate is above a second level.

9. Apparatus for controlling the bias voltage of an avalanche photodiode (APD) in an optical communications system including forward error correction (FEC), comprising an error rate measurer for measuring the error rate in an electrical signal converted from an optical signal by the APD, and an adjustment circuit for adjusting the bias voltage applied to the APD to minimise the measured error rate.

10. Apparatus accordingly to claim 9, wherein the adjustment circuit comprises decision logic for determining whether the error rate is increasing or decreasing with time.

11. Apparatus according to claim 10, wherein the adjustment circuit comprises a counter, the value of which determines the level of the bias voltage, and means for changing the count direction if the decision logic determines that the error rate is increasing.

12. Apparatus according to claim 11, wherein the means for changing the count direction is a toggle.

13. Apparatus according to claim 11, comprising a digital to analog converter for converting the counter value to an analog APD bias voltage.

- 15 -

**REPLACED BY
ART 34 AMDT**

14. Apparatus according to any of claims 10 to 13,
wherein the adjustment circuit comprises an error pulse
counter for counting error pulses over a predetermined
interval, and a store for holding error counts for a
5 plurality of earlier intervals.

15. Apparatus according to claim 14, wherein the
decision logic operates on the error counts held in the
store.

10

16. Apparatus according to claim 14 or 15, comprising
means for varying the interval over which error pulses
are measured.

15

17. Apparatus according to claim 16, wherein the
interval changing means varies the interval in dependence
on the error rate.

20

18. Apparatus according to claim 16 or 17, wherein the
interval varying means varies the interval between one of
a plurality of different interval lengths.

25

19. Apparatus according to any of claims 11, comprising
an inhibitor for inhibiting movement of the counter if
the measured error rate is zero.

30

35

